Aldec Enhances Riviera-PRO's VHDL and UVVM Support

December 19, 2019

News

Aldec Enhances Riviera-PRO's VHDL and UVVM Support

Riviera-PRO 2019.10 is now available for download and evaluation.

Aldec, a company specializing in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has added features to its Riviera-PRO functional verification platform that provide further support when working with the latest version of VHDL (2018) as well as the 2019.09.02 release of the Universal VHDL Verification Methodology (UVVM).

Users interested in benefiting from the latest developments in the VHDL standard, i.e. VHDL 1076-2018, can now use Riviera-PRO 2019.10 to access newer attributes and improvements of existing implementations of VHDL-2018, like the to_string function and 'IMAGE attribute can be applied to all composite types that are representable.

As for the 2019.09.02 release of UVVM, the open source architecture, library, and methodology for creating VHDL testbenches, its updates include new config to deassert tvalid once or multiple random times in AXI-Stream BFM and the new feature to deassert tready multiple random times in AXI-Stream BFM.

In addition, Riviera-PRO's Register Generator has been enhanced to support FIFOs, indirect registers and arrays of registers.

Riviera-PRO 2019.10 is now available for download and evaluation.

For more information, please visit: www.aldec.com

Featured Companies

Aldec, Inc.

2260 Corporate Circle
Henderson, NV 89074

Tiera Oliver, editorial intern for Embedded Computing Design, is responsible for web content edits as well as newsletter updates. She also assists in news content as far as constructing and editing stories. Before interning for ECD, Tiera had recently graduated from Northern Arizona University where she received her B.A. in journalism and political science and worked as a news reporter for the university's student led newspaper, The Lumberjack.

More from Tiera