Efinix Announces Availability of Three RISC-V SoCs

June 02, 2020

News

Efinix Announces Availability of Three RISC-V SoCs

Efinix announced availability of a series of three software defined, SoCs based on the RISC-V core. The Ruby, Jade, and Opal SoCs.

Efinix announced availability of a series of three software defined, SoCs based on the RISC-V core, Ruby, Jade, and Opal.

The three designs have been optimized for Efinix's Trion family of FPGAs and provide compute and I/O capabilities in devices from the T8 to the T120.

The SoCs are preconfigured with a RISC-V core, memory, a range of I/O, and have interfaces for embedding user functions. In this way, designers can create entire systems that include embedded compute and user defined accelerators within the same FPGA.

Efinix RISC-V SoCs come with a complete set of tools for compiling and debugging application code on the RISC-V core along with example applications and tutorials. They are compatible with the entire suite of Efinix development and evaluation boards and can be instantiated using the standard Efinity tool flow.

For more information, visit http://www.efinixinc.com.

Featured Companies

Efinix

900 Lafayette St, Suite 406
Santa Clara, CA 95050

Tiera Oliver, editorial intern for Embedded Computing Design, is responsible for web content edits as well as newsletter updates. She also assists in news content as far as constructing and editing stories. Before interning for ECD, Tiera had recently graduated from Northern Arizona University where she received her B.A. in journalism and political science and worked as a news reporter for the university's student led newspaper, The Lumberjack.

More from Tiera