Siemens EDA

Articles related to Siemens EDA
Software & OS

Software-Defined Verification and Validation Environment for Complex SoCs - Story

February 24, 2021

Chip design verification is a persistent obstacle that often prevents on-time product delivery. A unified software-enabled verification and validation environment could be the way to break dependencies between hardware design groups and software developers.